In this paper several pattern formation phenomena generated on a prototype complex cell (second order) CNN-UM chip (CACE1k) will be demonstrated. It is shown that the basic motifs (patches, checkers and stripes) can be easily calculated and furthermore, the interaction of the two dynamic layers leads to new patterns that cannot be generated on a first order architecture. Throughout the paper a rich set of measured phenomena is given motivating further research toward a constructive use of pattern formation dynamics in various flow processing algorithms.
INTRODUCTION
In recent works we have reported several wave-type [1] and retinotopic processing [2] phenomena on a prototype complex cell CNN-UM chip (CACE1k, [3] ). While these experiments showed a remarkable complexity of easily programmable functionality they have explored only a relatively small region of the available parameter space. In the continuation of these efforts now we have been focusing on various pattern generation possibilities and, for the first time, demonstrate a very rich set of results measured on the CACE1k chip (all the presented images were generated by this chip). Since all of these outputs are generated by a single instruction cooperative-competitive computation the examples also contribute to the set of operations frequently referred as having "single transient" dynamics. Moreover these configurations are not like traditional reaction-diffusion networks, since the intralayer couplings could also be inhibitory.
We do believe that apart from their fundamental relevance to many phenomena observed in nature the constructive use of these operators in signal/image processing algorithms is still a very challenging research topic. It is our hope that these measurement results of this paper demonstrate how the basic patterns can be generated on a silicon chip in the time range of a few microseconds, and the easy way of programming to make all kinds of interactions will motivate further intensive research on this area.
THE CACE1K CNN-UM CHIP
The architecture of the CACE1k chip is similar to the standard one layer CNN-UM [4] chip (ACE4k [5] ), but its first order cell core is replaced by a second order one (see in Fig.1 ). The canonical state equation describing the dynamics of the complex cell unit is as follows (based on the socalled full-signal range model): where the nonlinearity g(.) can be described as:
The dynamic evolution law of the complex cell CNN is described by the above system of differential equations and can be explained as follows. Each CNN node receives contributions from the processing nodes in the nearest neighborhood, which are summed and integrated in the state capacitor. The time constants of the two layers are different. The first layer has a scalable time constant, controlled by the appropriate binary code ( B CNN B , where is an integer between 1 and 16), while the second layer has a fixed time constant ( B CNN B =100ns). The evolution of the state variable (x) is also determined by a self-feedback and by the feed-forward action of the stored input (u) and bias (z) values. There is a voltage limiter (g) for implementing the full signal range (FSR) property of the implemented CNN-UM resulting in the very same state variable that is the output of the system [6] .
The prototype chip has been designed and fabricated in a 0.5 m single-poly triple-metal CMOS technology. Its dimensions are 9.27 x 8.45 mmP The CACE1k chip is integrated into a professional development environment, called Aladdin Professional [7] . The software environment supports several different methods to reach the potential of the chip from a high level language to low level direct commands.
CONFIGURATION
The paper presents the most interesting results from the different pattern-formation chip experiments carried out on the CACE1k cellular visual microprocessor. In the pattern formation measurements, a two-layer autonomous CNN structure was used. Thus, the parameters have the following structure: 
The is the relative time constant of the first layer. According to the chip experiments, usually this value does not qualitatively influence the steady state/equilibrium points of the system, only the trajectory is changed. Both layers' states were initialized with similar random images, shown in Fig.2 . The results/final patterns were read out as binary images after the steady state, decided based on visual inspection, was reached (or maximum 4000 B CNN B was elapsed). 
EXPERIMENTS
The three basic types of patterns that can be generated on single-layer architecture using nearest neighbor linear templates are patches, checkers, and stripes (Thiran et. al [8] ). All the basic three patterns can be generated on both layers of the CACE1k chip (see examples for the first layer in Fig. 3) . The template parameters for the chip are given below each characteristic pattern. The theoretical parameter region for a given pattern is also known [9] .
Patch
Checker Stripe Reverting the sign of the interlayer couplings in case of two coupled checkerboard patterns synchronization phenomena has been found. It has also been observed that positive coupling results the same- (Fig.5a ), while the negative anti-phase (Fig.5b) patterns. Although, this is not entirely true for the boundary regions where a number of discrepancies can be found (see Fig.5 ). In the next set of experiments it has been tested how qualitatively different patterns influence each other during the evolution.
Several parameter settings are measured and we have found that generating a pattern in one layer and coupling to the other can:
significantly modify the steady-state properties (a, b); act as a region selector between two different patterns appearing on the layer (c); mask the other layer and enable/disable pattern formation in the patch region (g, i, j); insert its pattern into the existing pattern (e, h); modulate the patterned region (d); or generally interact (f, k). Fig. 6 summarizes some interesting cases, without the completeness of the pattern interaction universe. In the table those specific outputs (c, d) are also shown where the basic motifs appear embedded into one another, as it was predicted in the early phase of the complex cell architecture design and simulation experiments [10] . For the chip experiments the templates and the output of both layers are given in the table. The parameter has no significant role in these cases.
Parameters
Generated patterns (L1 L2) The resolution of the chip (32 by 32) doesn't make possible to properly investigate larger region and slower pattern formations. In some of these settings the results are also heavily influenced by boundary effects. In many of the cases the generated output becomes very much like a random image.
CONCLUSIONS
We have investigated the pattern formation properties of a complex cell CNN-UM chip showing a rich set of examples for the basic motifs and also for interacting patterns on a two-layer architecture. The measurement results clearly indicate that there are pattern classes that can be reliably generated, controlled and modified on CNN type architectures implemented in mixed-signal VLSI chips. This strongly motivates further research in the area of the constructive use of pattern formation dynamics and calls for new application oriented investigations similar to those found in the works of K. R. Crounse ([11] , [12] ).
